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Abstract—It is well known that many types of artificial
neural networks, including recurrent networks, can achieve a
high classification accuracy even with low-precision weights and
activations. The reduction in precision generally yields much
more efficient hardware implementations in regards to hardware
cost, memory requirements, energy, and achievable throughput.
In this paper, we present the first systematic exploration of this
design space as a function of precision for Bidirectional Long
Short-Term Memory (BiLSTM) neural network. Specifically, we
include an in-depth investigation of precision vs. accuracy using
a fully hardware-aware training flow, where during training
quantization of all aspects of the network including weights,
input, output and in-memory cell activations are taken into
consideration. In addition, hardware resource cost, power con-
sumption and throughput scalability are explored as a function
of precision for FPGA-based implementations of BiLSTM, and
multiple approaches of parallelizing the hardware. We provide
the first open source HLS library extension of FINN [1] for
parameterizable hardware architectures of LSTM layers on
FPGAs which offers full precision flexibility and allows for
parameterizable performance scaling offering different levels of
parallelism within the architecture. Based on this library, we
present an FPGA-based accelerator for BiLSTM neural network
designed for optical character recognition, along with numer-
ous other experimental proof points for a Zynq UltraScale+
XCZU7EV MPSoC within the given design space.
I. INTRODUCTION
Recurrent Neural Networks (RNNs) and in particular Long
Short-Term Memory (LSTM) have achieved state-of-the-art
classification accuracy in many applications such as language
modeling [2], machine translation [3], speech recognition [4],
and image caption generation [5]. However, high classification
accuracy comes at high compute, storage, and memory band-
width requirements, which makes their deployment particu-
larly challenging, especially for energy-constrained platforms
such as for portable devices. Furthermore, many applications
have hard real-time constraints such as mobile robots, hearing
aids and autonomous vehicles.
Compared to feed-forward Neural Networks (NNs), LSTM
networks are especially challenging as they require state keep-
ing in between processing steps. This has various adversary
effects. First of all, extra processing is required of the recurrent
connections along with the “feed-forward” input activations.
Additionally, even though the required state memory is not
particularly large, the state keeping creates data dependen-
cies to previous steps, which forces sequentialization of the
processing in parts and limits the degrees of parallelism that
can be leveraged in customizable architectures and that makes
multi-core general-purpose computing platforms inefficient.
Many techniques have been proposed to alleviate the compute
and storage challenges described above. Among the most
common ones are pruning [6], [7], [8], and quantization (see
Section II for details) or a combination thereof [9]. All of
them are based on the typically inherent redundancy contained
within the NNs, meaning that the number of parameters and
precision of operations can be significantly reduced with-
out affecting accuracy. Within this paper, we focus on the
latter method, namely reducing compute cost and storage
requirements through reduction of precision in the leveraged
data types, whereby we leverage Field-Programmable Gate
Arrays (FPGAs) as they are they only computing platform
that allows for customization of pipelined compute data paths
and memory subsystems at the level of data type precision,
in a programmable manner. As such they can take maximum
advantage of the proposed optimization techniques.
Within this paper, we extend a vast body of existing research
on implementation of quantized NN accelerators for standard
CNNs [10] to recurrent models. The novel contributions are:
• We conduct the first systematic exploration of the design
space comprised of hardware computation cost, storage
cost, power and throughput scalability as a function of
precision for LSTM and Bidirectional LSTM (BiLSTM)
in particular.
• We investigate the effects of quantization of weights,
input, output, recurrent, and in-memory cell activations
during training.
• We cross-correlate achievable performance with accuracy
for a range of precisions to identify optimal performance-
accuracy trade-offs with the design space.
• To the best of our knowledge, we present the first
hardware implementation of binarized (weights and acti-
vations constrained to 1 and 0) LSTM and BiLSTM in
particular.
• Last but not least, we provide the first open source
HLS library extension of FINN [1] for parameterizable
hardware architectures of LSTM layers on FPGAs, which
provides full precision flexibility, allows for parameteriz-
able performance scaling and supports a full training flow
that allows to train the network on new datasets.
The paper is structured as follows: in Section II we review
existing research on quantized training and FPGA-based im-
plementations of RNNs. In Section III we review the LSTM
algorithm. We describe the training setup and procedure in
Torch and PyTorch in Section IV. Section V provides the
details of the hardware design. Finally, Section VI presents
the results and Section VII concludes the paper.
II. RELATED WORK
A. Quantized Neural Networks
The most extreme quantization approach is binarization that
results in Binarized Neural Networks (BNNs) with binarized
weights only [11] or with both weights and activations quan-
tized to 1-bit (usually {-1,1} during training and {0,1} at
inference) that was firstly proposed in [12], [13]. Compared
with the 32-bit full-precision counterpart, binarized weights
drastically reduce memory size and accesses. At the same
time, BNNs significantly reduce the complexity of hardware
by replacing costly arithmetic operations between real-value
weights and activations with cheap bit-wise XNOR and bit-
count operations, which altogether leads to much acceleration
and great increase in power efficiency. It has been shown that
even 1-bit binarization can achieve reasonably good perfor-
mance in some applications. In [14] they proposed to use a
real-value scaling factor to compensate classification accuracy
reduction due to binarization and achieved better performance
than pure binarization in [12]. However, binarization of both
weights and activations can lead to undesirable and non-
acceptable accuracy reduction in some applications compared
with the full-precision networks. To bridge this gap, recent
works employ quantization with more bits like ternary {-1,0,1}
[15], [16] and low bit-width [17], [18], [19] networks that
achieve better performance bringing a useful trade-off between
implementation cost and accuracy.
Among all existing works on quantization and compression,
most of them focus on CNNs while less attention has been
paid to RNNs. The quantization of the latter is even more
challenging. [17], [19], [20] have shown high potential for
networks with quantized multi-bit weights and activations.
Recently, [21] showed that LSTM with binarized weights
only can even surpass full-precision counterparts. [22] has
addressed the problem by quantizing both weights and ac-
tivations. They formulate the quantization as an optimization
problem and solve it by the binary search tree. Using language
models and image classification task, they have demonstrated
that with 2-bit quantization of both weights and activations,
the model suffers only a modest loss in the accuracy, while
3-bit quantization was on par with the original 32-bit floating
point model.
Unlike other publications that mostly give qualitative and
analytical estimations of advantages of using quantization
with respect to general-purpose computing platforms only, we
quantify the savings in resource utilization, gain in throughput
and power savings using actual FPGA-based hardware imple-
mentations. Furthermore, we propose a new approach when the
recurrent and output activations are quantized differently that
keeps resource utilization of a hidden layer, while providing
higher accuracy with respect to uniform approach. To the
best of our knowledge, we are the first investigating influence
of precision on classification accuracy on Optical Character
Recognition (OCR) using fully hardware-aware training flow,
where during training quantization of all aspects of the LSTM
network including weights, input, output, recurrent, and in-
memory cell activations are taken into consideration.
B. Recurrent Neural Networks on FPGA
1) With Quantization:
In [23], authors presented an FPGA-based hardware imple-
mentation of pre-trained LSTM for character level language
modeling. They used 16-bit quantization for weights and
input data, both of which were stored in off-chip memory.
Intermediate results were also sent back to off-chip memory
in order to be read for computing next layer or next timestep
output that has been identified as a performance bottleneck.
The following works tried to de-intensify off-chip memory
communication by storing a model and intermediate results
on chip. An LSTM network for a learning problem of adding
two 8-bit numbers has been implemented in [24]. The design
could achieve higher throughput than [23], while using 18-
bit precision for activations and weights but stored in on-chip
memory. [25] proposed a real-time, low-power FPGA-based
speech-recognition system with higher energy efficiency than
GPU. The FPGA-based implementation of LSTM used 8-
bit activations and 6-bit weights stored in on-chip memory.
They also experimented with 4-bit weights, however with
significant accuracy degradation. [26] implemented an LSTM
network for the speech recognition application. Although using
higher precision 32-bit floating-point weights stored in off-chip
memory, they could achieve higher throughput than previous
works, because of smart memory organization with on-chip
ping-pong buffers to overlap computations with data transfers.
FP-DNN - an end-to-end framework proposed in [27] that
takes TensorFlow-described network models as input, and
automatically generates hardware implementations of various
NNs including LSTM on FPGA using RTL-HLS hybrid tem-
plates. They used RTL for implementing matrix multiplication
parts and to express fine-grained optimizations, while HLS
to implement control logic. The FPGA implementation made
use of off-chip memory for storing 16-bit fixed-point format
weights and intermediate results, and ping-pong double buffers
to overlap communication with computation.
The current work is based on existing architecture
proposed in [28], where the authors presented the first
hardware architecture designed for BiLSTM for OCR.
The architecture was implemented with 5-bit fixed-point
numbers for weights and activations that allowed to store
all intermediate results and parameters in on-chip memory.
The current research, differs from the previous works by
combining both state-of-the-art quantization techniques in
training and advanced hardware architecture. Non of the
mentioned works targeting hardware implementation was
addressing efficient hardware-aware training. The architecture
is on-chip memory centric that avoids using off-chip memory
for storing weights like in [23], [26]. Efficient quantization
at training allows for efficient on-chip implementation
even larger networks because of reduced precision without
effecting accuracy rather than using off-chip bandwidth and
higher precision like in [27]. Non of the previous works have
demonstrated efficient support for a wide range of precisions.
We provide an open source HLS library that supports a
wide scope of precisions of weights and activations ranging
from multi-bit to fully binarized version. To the best of our
knowledge, we preset the first fully binarized implementation
of LSTM NN in hardware. Finally, the library is modular
and optimized, providing customized functions to the various
layer types rather than only matrix multiplication functions. In
contrast to [27], FINN hardware library is purely implemented
using HLS rather than RTL-HLS hybrid modules.
2) With Pruning and Quantization:
For the sake of completeness, we also mention architec-
tures targeting sparse models unlike our design that supports
dense models. A design framework for a hybrid NN (CNN
+ LSTM) that uses configurable IPs together with a design
space exploration engine was presented in [29]. The proposed
HLS IPs implement MAC operations. They used pruning and
12-bit weights and 16-bit fixed-point activations. ESE [30]
presented an efficient speech recognition engine implementing
LSTM on FPGA that combined both pruning and 12-bit
compact data types. The design can operate on both dense
and sparse models. [31] proposed a compression technique
for LSTM that reduces not only the model size, but also
eliminates irregularities of compression and memory accesses.
The datapath and activations were quantized to 16 bits. They
also presented a framework called C-LSTM to automatically
map LSTM onto FPGAs.
Our approach is based on retrained optimization based on
quantization that avoids a use of redundant high precision cal-
culations. In contrast to aforementioned works our architecture
is on-chip memory oriented and designed to operate on dense
models. Architecture presented in [31] is designed to operate
on compressed weight matrices with block-circulant matrix
based structured compression technique and cannot process
not compressed models. Non of those works explored very
low bit-width weights and activations.
III. LSTM THEORY
For the sake of clarity, we review the basic LSTM algorithm,
earlier presented in [32], [33].
It = l(W Ix
t +RIy
t−1 + bI)
it = σ(W ix
t +Riy
t−1 + pi  ct−1 + bi)
f t = σ(W fx
t +Rfy
t−1 + pf  ct−1 + bf )
ct = it  It + f t  ct−1
ot = σ(W ox
t +Roy
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yt = ot  h(ct)
(1)
The LSTM architecture is composed of a number of re-
currently connected “memory cells”. Each memory cell is
composed of three multiplicative gating connections, namely
input, forget, and output gates (i, f , and o, in Eq. 1); the
function of each gate can be interpreted as write, reset, and
read operations, with respect to the cell internal state (c). The
gate units in a memory cell facilitate the preservation and
access of the cell internal state over long periods of time. The
peephole connections (p) are supposed to inform the gates of
the cell about its internal state. However, they can be optional
and according to some research even redundant [34]. There
are recurrent connections from the cell output (y) to the cell
input (I) and the three gates. Eq. 1 summarizes formulas
for LSTM network forward pass. Rectangular input weight
matrices are shown by W , and square weight matrices by R.
x is the input vector, b refers to bias vectors, and t denotes the
time (and so t-1 refers to the previous timestep). Activation
functions are point-wise non-linear functions, that is logistic
sigmoid ( 11+e−x ) for the gates (σ) and hyperbolic tangent for
input to and output from the node (l and h). Point-wise vector
multiplication is shown by  (equations adapted from [35]).
Bidirectional RNNs were proposed to take into account
impact from both the past and the future status of the input
signal by presenting the input signal forward and backward to
two separate hidden layers both of which are connected to a
common output layer that improves overall accuracy [36].
Connectionist Temporal Classification (CTC) is the out-
put layer used with LSTM networks designed for sequence
labelling tasks. Using the CTC layer, LSTM networks can
perform the transcription task without requiring pre-segmented
input (see [37] for more details and related equations).
IV. TRAINING
A. Topology
For our experiments, we implemented a quantized version
of BiLSTM NN on Torch7 [38] and PyTorch [39] frameworks.
For Torch, our Quantized BiLSTM (QBiLSTM) is based on
RNN library [40] that provides full-precision implementation
of various RNN models. For PyTorch, our quantized imple-
mentation, called pytorch-quantization, is based on official
full-precision ATen [41] accelerated PyTorch BiLSTM imple-
mentation, on top of which we implemented an OCR training
pipeline, called pytorch-ocr. Both pytorch-quantization [42]
and pytorch-ocr [43] are open-source.
TABLE I: Training. General information.
Number of images in training set, T train 400
Number of images in test set, T test 100
Number of pixels per column (Input layer), I 32
Max number of columns per image, C 732
Number of LSTM memory cells in a hidden layer, H 128
Number of units in the output layer, K 82
Minibatch size, B 32
Maximum number of epochs, E 4000
Learning rate, L 1e-4
We use OCR plain-text dataset of T train images for training
and T test images for test. Each sample is a gray-scale image
Fig. 1: Network topology used during training. Only forward
path is shown.
of a text-line with a fixed height of I pixels and width up to C
pixels. In LSTM terminology, height and width corresponds,
respectively, to the input size of the LSTM cell and to the
length of the input sequence.
In all experiments, we adopt the following topology:
• An input layer that feeds images column by column along
the width dimension C.
• A single BiLSTM layer, composed of two sub-layers,
each comprising of a distinct set of H LSTM cells
without peepholes. The two sub-layers go through the
input image, respectively, from left-to-right and from
right-to-left, each generating an output sub-sequence of
length C and feature size H . At each timestep, each
gate of each memory cell operates on 1+ I +H values,
comprising of a single bias value, I pixels and the H
output values computed from the previous column in the
sequence, according to Eq. 1. The BiLSTM layer’s output
sequence is composed of the right-to-left output sub-
sequence taken in reverse order and concatenated with
the left-to-right output sub-sequence along the feature
dimension.
• A batch normalization step with minibatch of size B on
the output sequence of the BiLSTM layer, to speed up
the training.
• A fully connected layer (with dropout 0.2 in Torch)
mapping each column of the normalized output sequence
to a vector of K features, one for each of the symbols
in the dataset’s alphabet including a blank.
• A softmax layer, to interpret the output of the fully
connected layer as a vector of probabilities over the
alphabet.
• A CTC layer as loss function, using a GPU-accelerated
implementation from Baidu Research [44].
All training experiments were running on GPUs. After run-
ning a series of experiments, we take the best-effort validation
accuracy over the multiple experiments and over the training
frameworks (Torch and PyTorch) to evaluate the efficiency
of the configurations. The classification accuracy is based
on Character Error Rate (CER) computed as the Levenshtein
distance [45] between a decoded sequence and a ground truth.
In Section VI, we list accuracy of models trained at maximum
over E epochs using a SGD learning rule with learning rate
L.
B. Quantization
Our quantization approaches are based on those presented
in [14], [17], [18]. For multi-bit weights and activations, we
adopt Eq. 2a as a quantization function, where x is a full-
precision activation or weight, xq is the quantized version, k
is a chosen bit-width, and f is a number of fraction bits. For
multi-bit weights, the choice of parameters is shown in Eq.
2b. For multi-bit activations, we assume that they have passed
through a bounded activation function before the quantization
step, which ensures that the input to the quantization function
is either x ∈ [0, 1) after passing through a logistic sigmoid
function, or x ∈ [−1, 1) after passing through a tanh function.
As for the quantization parameters, we use Eq. 2b after the
tanh and Eq. 2c after the logistic sigmoid.
xq = clip(round(x · 2f ) · 2−f ,min,max),where (2a)
f = k − 1
min = −(2(k−f−1)) = −1
max = −min− 2−f = 1− 2−f
(2b)
f = k
min = 0
max = 2k−f − 2−f = 1− 2−f
(2c)
In the case of binarized activations ab, we apply a sign
function as the quantization function [14], as shown in Eq.
3. In the case of binarized weights wb, on top of the sign
function we scale the result by a constant factor, as shown in
Eq. 4.
ab = sign(x) (3)
wb = sign(x) · scaling factor
scaling factor =
1
sqrt(H + I)
(4)
Inspired by [14], we also experimented with using the mean
of the absolute values of the full-precision weights as a layer-
wise scaling factor for the binarized weights. However, it
didn’t show any improvements in classification accuracy with
respect to the constant scaling factor described earlier.
In our experiments, we also considered different approaches
for training quantized BiLSTM: In Torch, quantized model are
trained from scratch. In PyTorch, quantized model are trained
from scratch as well, but we leave out the quantization of
the internal activations to a second short (E = 40) retraining
step, during which we also fold the parameters of the batch-
norm layer into the full-precision shadow version of the fully
connected layer, forcing the quantized version to re-converge.
Avoiding the overhead of computing the quantized internal
activations during the main training step grants some speed-
up with no impact on accuracy. We run all experiments with all
in-memory cell activations and weights of the fully connected
output layer quantized to 8 bits, while varying quantization of
weights, input, output, and recurrent activations.
V. ARCHITECTURE FOR INFERENCE
In the following, we used an existing architecture proposed
in [28]. The design has been modified for parameterizable
precision and parallelization, and optimized for higher fre-
quency. The hardware accelerator is implemented on Xilinx
Zynq UltraScale+ MPSoC ZCU104. The software part is
running on Processing System (PS) and hardware part is
implemented in Programmable Logic (PL). The software part
plays an auxiliary role. It reads all images required for the
experiment from SD card to DRAM and iteratively configures
hardware blocks for all images. As soon as the last image has
been processed, the software computes a Character Error Rate
(CER) of the results based on Levenshtein distance [45] with
respect to a reference.
The constructed network at inference differs from the one
used during training. At inference, the batch normalization
layer is merged with the fully connected layer into output layer.
We avoid using a softmax activation layer and replace the CTC
with a hardware implementation of the greedy decoder that
maps each output vector of probabilities to a single symbol
by taking a maximum over it.
Fig. 2: Network topology used during inference.
The architecture of the hidden layer processes inputs cor-
responding to the left-to-right and right-to-left timesteps in
an interleaved fashion, which avoids a duplication of the
hidden layer in the case of bidirectional network. Additionally,
processing independent inputs (from different directions) in an
interleaved manner allows to keep the pipeline always busy,
otherwise the pipeline will be part time idle because of the
recurrent dependence. The same approach can be applied to
uni-directional RNN that will allow for processing separate
samples alike in a batch. Accordingly, the output layer is
implemented to process the interleaved outputs corresponding
to different directions. However, the MaxPerColumn has
to operate on outputs that correspond to the same timestep
(column). For that the Concatenator buffers the intermediate
results until the first matching column that is a C/2 in an input
sequence, and outputs the summed values that correspond to
the same column but from different directions. The detailed
explanation of the architecture can be found in [28].
A. Parameterizable Unrolling
The parameterizable architecture allows to apply coarse-
grained parallelization on a level of LSTM cells, and fine-
grained parallelization on a level of dot products, as shown
in Fig. 3. The former, indicated as PE unrolling, allows the
concurrent execution of different LSTM cells, while the latter,
folds the execution of a single cell in multiple cycles. This
flexibility allows for tailoring of parallelism according to
the available resources on the target device. Increasing PE
will increase parallelism, leading to higher hardware usage
and decreased latency, while SIMD folding will decrease
parallelism, thus scaling down hardware requirements at the
expense of slower performance.
When PE unrolling is performed, the LSTM cell will
be duplicated PE times, generating for each clock cycle
PE output activations. When SIMD folding is applied, each
gate will receive a portion of the input column each cycle,
namely SIMD_INPUT and a portion of the recurrent state
SIMD_RECURRENT. Each gate will generate the output of
the dot product every F_s cycles, evaluated as F s =
I
SIMD INPUT ≡ HSIMD RECURRENT .
Fig. 3: LSTM Cell internal structure with SIMD and PE
folding
VI. RESULTS
The ZCU104 board features a XCZU7EV device, featuring
624 BRAMs, 96 URAMs, 1728 DSP48, 230 kLUTs and 460
kFFs. The HLS synthesis and place and route have been
performed by Vivado HLS Design Suite 2017.4.
Fig. 4: Pareto-frontier for Accuracy against BRAMs
Fig. 5: Pareto-frontier for Accuracy against LUTs
Fig. 6: Pareto-frontier for Accuracy against estimated Power
consumption
A. Accuracy, hardware cost, and power vs. precision
The following experiments show the analysis of OCR
accuracy depending on precision, and corresponding hardware
costs and power consumption of a single instance of the accel-
erator. Each point represents a combination of number of bits
used for representation of weights - WQ, output activations
- AQ, input activations - IQ, and recurrent activation - RQ,
if different from AQ. In the experiments, the parallelism of
the hardware accelerator has been kept constant, with only
single LSTM cell instantiated e.g., PE=1 and full SIMD width
e.g., SIMD_RECURRENT=H, SIMD_INPUT=I, meaning all
inputs and recurrent activations computed in parallel. Target
frequency has been set to 200 MHz. All resources are given
after post-placement and routing. Fig. 4 plots the achieved test
accuracy over memory blocks for different precision. Memory
blocks are counted as a sum of #BRAM36 used and 4 times
#URAMs used (URAMs provide exactly 4x the capacity to
BRAMs). Fig. 5 illustrates the achieved test accuracy over
the LUT utilization, while Fig. 6 shows test accuracy over the
vector-less activity estimated power consumption of the LSTM
accelerator implemented in PL. 1
B. Throughput scalability vs. precision
According to Eq. 1, a complexity of a single LSTM cell is
2 × 4 × (H + I) + 8, where two comes from multiplication
and addition counted as separate operations, four comes from
number of gates including input to a memory cell, and eight
is a number of point-wise operations. The computed number
of operations has to be repeated for each cell and for each
timestep of an input sequence. As the proposed architecture
implements BiLSTM, the number of operations has to be
doubled. The final formula is: [2×4×(H+I)+8]×H×2×C.
The same applies to the output layer: [2×(2×H)+1]×K×C,
where 2×H gives a number of concatenated outputs from the
hidden layers to each unit of the output layer. We neglect
a complexity of the rest of the network. Fig. 7 shows a
measured on PYNQ-Z1 throughput for different precisions.
The inference has been executed on a single image, 520
columns wide, and the accelerator running at 100 MHz [47].
Due to the limited available resources on PYNQ-Z1, the
highest precision solution has been scaled down in parallelism
with F s = 8, while the lowest precision features PE = 1,
having 8 times parallelism w.r.t. the 4/4/8 configuration. Fig.
8 shows the estimated throughput on ZCU104 running at 266
MHz, achieved by instead implementing multiple accelerators,
where each instance is a complete network depicted in Fig. 2.
This type of scaling enables parallel execution over multiple
images. All configurations have been successfully placed and
routed with a realistic set of weights that for some config-
urations like 2/2/2 has high sparsity. It resulted that some
arrays have been optimized out, consequently it allowed to
place more instances than it would be possible in the worst
case scenario when all arrays are fully implemented. In the
case of some configurations like 4/4/4, a maximum number
of instances is limited with a number of available BRAMs.
In order to implement some arrays using URAM that is not
initializable memory, the architecture has been extended with
1The power has been estimated resorting to the Vivado Power Analysis tool
on the post-placed netlist, supposing a °25C ambient temperature, 12.5% of
toggle rate and 0.5 of static probability in BRAMs.
TABLE II: Comparison of implementations for processing dense LSTM models on FPGA
[23], 2015 [24], 2016 [25], 2016 [26], 2017 [46], 2017 [27], 2017 [28], 2017 [30], 2017 This work
Platform Zynq Virtex-7 Zynq Virtex-7 Zynq Stratix-V Zynq Kintex Zynq
XC7Z020 XC7VX485T XC7Z045 XCVX485T XC7Z020 GSMD5 XC7Z045 XCKU060 XCZU7EV
Model storage off-chip on-chip on-chip off-chip on-chip off-chip on-chip off-chip on-chip
Precision2, [bits] 16 fixed 18 fixed 4-6 fixed 32 float - fixed 16 fixed 5 fixed 12 fixed 1-8 fixed
Frequency, [MHz] 142 141 100 150 200 150 142 200 266
Throughput3, [GOP/S] 0.284 4.56 - 6.87 14.2 299 693.12 200/17894 1833
Efficiency5, [GOP/J] 0.15 - - 0.37 - 12.63 55.88 4.88/61.46 -
2 we indicate only precisions that have been demonstrated in the papers.
3 throughput has been normalized with respect to 142 MHz, assuming that throughput depends linearly on frequency.
4 throughput on a dense model / throughput on a sparse model.
5 based on only measured power (not estimated).
Fig. 7: Throughput scalability depending on precision on
PYNQ-Z1
Fig. 8: Throughput scalability depending on precision on
ZCU104
a block that configures arrays at the beginning. That allowed to
place more instances by balancing BRAM and URAM usage.
C. Discussion of the results
We have shown that our quantized implementation can
surpass a single-precision floating-point accuracy for a given
dataset when using 1-bit precision for weights and multi-bit
quantization for activations. The increase in precision beyond
3 bits is of negligible benefit and only results in increased
hardware cost and power consumption. Our experiments con-
firm observations that have been done in previous works [21],
[22] that low bit-width networks can outperform their high-
precision counterparts because weight quantization plays a
regularization role that prevents model overfitting.
It has been shown that our proposed approach of quantizing
output and recurrent activations differently, namely 1/2/1/1, see
Fig. 4-6, while being inferior to full-precision, outperforms
1/1/1 configuration by 1.32% in accuracy with no increase in
complexity of the recurrent layer that is responsible for the
most of complexity of the network in Fig. 2.
We have demonstrated parameterizable performance scaling
for two different parallelization approaches, see Fig. 7 and Fig.
8. The results show flexible customizability of the architecture
for different scenarios depending on hardware constrains and
required accuracy.
For selected ZCU104 platform and 1/2/8 configuration
without accuracy degradation with respect to the full-precision
counterpart, the design could achieve a throughput of 3873
GOP/S for the complete network and 3435 GOP/S @ 266
MHz for the LSTM layer that is the highest with respect
to state-of-the-art implementations on FPGAs operating on a
dense LSTM model, see Table II. For throughput comparison
we use GOP/S that has been used natively in all mentioned
papers. Although application level throughput can be a fairer
metric, it becomes complicated because of various applications
that have been used for benchmarking the designs.
VII. CONCLUSION
This paper presents the first systematic exploration of hard-
ware cost, power consumption, and throughput scalability as
a function of precision for LSTM and BiLSTM in particular.
We have conducted an in-depth investigation of precision vs.
classification accuracy using a fully hardware-aware training
flow, where during training quantization of all aspects of the
network are taken into consideration.
We are providing the first open source HLS library extension
of FINN [1] for parameterizable hardware architectures of
LSTM layers on FPGAs which offers full precision flexibility
and allows for parameterizable performance scaling.
Based on this library, we have presented an FPGA-based
accelerator for BiLSTM NN designed for OCR that has
achieved the highest throughput with respect to state-of-the-
art implementations of RNNs on FPGAs operating on a dense
LSTM model. We have also demonstrated the first binarized
hardware implementation of LSTM network.
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